View ACPM-5204-BLK_7428912.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

acpm-5204 umts band4 (1710-1755mhz) 3x3mm power ampli? er module data sheet description the acpm-5204 is a fully matched 10-pin surface mount module developed for umts band4. this power ampli? er module operates in the 1710-1755mhz bandwidth. the acpm-5204 meets stringent umts linearity requirements up to 27.8dbm output power. the 3mmx3mm form factor package is self contained, incorporating 50ohm input and output matching networks. the pa also contains internal dc blocking capacitors for rf input and output ports. the acpm-5204 features 5th generation of coolpam (coolpam5) circuit technology which supports 3 power modes C active bypass, mid power and high power modes. the coolpam is stage bypass technology enhancing pae (power added e? ciency) at low and medium power range. the active bypass feature is added to coolpam5 to enhance the pae further at low output range and it enables the pa to have exceptionally low quiescent current. it dramatically saves the average power consumption and accordingly extends the talk time of mobiles and prolongs a battery life. a directional coupler is integrated into the module and both coupling and isolation ports are available exter- nally, supporting daisy chain. the integrated coupler has excellent coupler directivity, which minimizes the coupled output power variation or delivered power variation caused by the load mismatch from the antenna. the coupler directivity, or the output power variation into the mismatched load, is critical to the trp and sar per- formance of the mobile phones in real ? eld operations as well as compliance tests for the system speci? cations. the acpm-5204 has integrated on-chip vref and on-module bias switch as the one of the key features of the coolpam-5, so an external constant voltage source is not required, eliminating the external ldo regulators and switches from circuit boards of mobile devices. it also makes the pa fully digital-controllable by the ven pin that simply turns the pa on and o? from the digital control logic input from baseband chipsets. all of the digital control input pins such as the ven, vmode and vbp are fully cmos compat- ible and can operate down to the 1.35v logic. the current consumption by digital control pins is negligible. the power ampli? er is manufactured on an advanced ingap hbt (hetero-junction bipolar transistor) mmic (microwave monolithic integrated circuit) technology o? ering state-of-the-art reliability, temperature stability and ruggedness. features ? thin package (1.0mm typ) ? excellent linearity ? 3-mode power control with vbp and vmode C bypass / mid power mode / high power mode ? high e? ciency at max output power ? 10-pin surface mounting package ? internal 50ohm matching networks for both rf input and output ? integrated coupler C coupler and isolation ports for daisy chain ? green (lead-free and rohs compliant) applications ? umts band4 ordering information part number number of devices container acpm-5204-tr1 1000 178mm (7) tape/reel ACPM-5204-BLK 100 bulk
2 absolute maximum ratings no damage assuming only one parameter is set at limit at a time with all other parameters set at or below nominal value. operation of any single parameter outside these conditions with the remaining parameters set at or below nominal values may result in permanent damage. description min. typ. max. unit rf input power (pin) 5 dbm rf output power (pout) high power mode mid power mode bypass mode 29 19 13 dbm dc supply voltage (vcc1, vcc2) 0 3.4 5.0 v enable voltage (ven) 0 2.6 3.3 v mode control voltage (vmode) 0 2.6 3.3 v bypass control (vbp) 0 2.6 3.3 v storage temperature (tstg) -55 25 +125 c recommended operating condition description min. typ. max. unit dc supply voltage (vcc1, vcc2) 3.2 3.4 4.2 v enable voltage (ven) low high 0 1.35 0 2.6 0.5 3.1 v v mode control voltage (vmode) low high 0 1.35 0 2.6 0.5 3.1 v v bypass control voltage (vbp) low high 0 1.35 0 2.6 0.5 3.1 v v operating frequency (fo) 1710 1755 mhz ambient temperature (ta) -20 25 85 c operating logic table power mode ven vmode vbp pout (rel99) pout (hsdpa, hsupa mpr=0db) high power mode high low low ~ 27.8 dbm ~ 26.8 dbm mid power mode high high low ~ 18 dbm ~ 17 dbm bypass mode high high high ~ 12 dbm ~ 11 dbm shut down mode low low low C C
3 electrical characteristics for wcdma mode C conditions: vcc = 3.4v, ven = 2.6v, ta = 25c, zin/zout = 50ohm C signal con? guration: 3gpp (dpcch + 1dpdch) up-link unless speci? ed otherwise. characteristics condition min. typ. max. unit operating frequency range 1710 C 1755 mhz gain high power mode, pout=27.8dbm 24 28.5 db mid power mode, pout=18dbm 15 18 db bypass mode, pout=12dbm 11 14 db power added e? ciency high power mode, pout=27.8dbm 34.7 39.6 % mid power mode, pout=18dbm 16.6 24 % bypass mode, pout=12dbm 12.8 20.3 % total supply current high power mode, pout=27.8dbm 447 510 ma mid power mode, pout=18dbm 76 110 ma bypass mode, pout=12dbm 22 35 ma quiescent current high power mode 80 113 150 ma mid power mode 10 21 39 ma bypass mode 1 3.3 5.5 ma enable current high power mode 10 a mid power mode 10 a bypass mode 10 a mode control current mid power mode 5 a bypass mode 5 a bypass control current bypass 5 a total current in power-down mode ven=0v, vmode=0v, vbp=0v 5 a adjacent channel leakage ratio 5 mhz o? set 10 mhz o? set high power mode, pout=27.8dbm -40 -52 -36 -46 dbc dbc 5 mhz o? set 10 mhz o? set mid power mode, pout=18dbm -42 -55 -36 -46 dbc dbc 5 mhz o? set 10 mhz o? set bypass mode, pout=12dbm -45 -58 -36 -46 dbc dbc harmonic second third high power mode, pout=27.8dbm -5 -15 dbm/1mhz dbm/1mhz input vswr vswr 5:1, all phase 2.5:1 stability (spurious output) high power mode, pout=27.8dbm -60 dbc rx band noise power (b4, 2110-2170mhz, vcc=4.2v) high power mode, pout=27.8dbm -138 dbm/hz gps band noise power (1574-1577mhz, vcc=4.2v) high power mode, pout=27.8dbm -134 dbm/hz ism band noise power (2400-2483.5mhz, vcc=4.2v) high power mode, pout=27.8dbm -141 dbm/hz phase discontinuity bypass mode ? mid power mode, at pout=12dbm mid power mode ? high power mode, at pout=18dbm 20 7 deg deg ruggedness pout<27.8dbm, pin<5dbm, all phase high power mode 10:1 vswr coupling factor rf out to cpl port 20 db daisy chain insertion loss iso port to cpl port, ven=low 0.25 db
4 hsdpa signal con? guration used: 3gpp ts 34.121-1 annex c (normative e): measurement channels c.10.1 ul reference measurement channel for hsdpa tests table c.10.1.4: values for transmitter characteristics tests with hs-dpcch sub-test 2 (cm=1.0, mpr=0.0) hsupa signal con? guration used: 3gpp ts 34.121-1 annex c (normative): measurement channels c.11.1 ul reference measurement channel for e-dch tests table c.11.1.3: values for transmitter characteristics tests with hs-dpcch and e-dch sub-test 1 (cm=1.0, mpr=0.0) footprint all dimensions are in millimeter (tolerance of pad dimension: +/-0.05mm) x-ray top view 0.125 0.10 0.35 0.35 0.60 0.10 1.50 0.25 0.3 pin 1 pin description pin # name description 1 vcc1 dc supply voltage 2 rfin rf input 3 vbp bypass control 4 vmode mode control 5 ven pa enable 6 cpl coupling port of coupler 7 gnd ground 8 iso isolation port of coupler 9 rfout rf out 10 vcc2 dc supply voltage
5 package dimensions all dimensions ae in millimeter marking speci? cation manufacturing part number lot number p manufacturing info yy manufacturing year ww work week aaaaa assembly lot number pin 1 mark a5204 pyyww aaaaa 3 0.1 2 3 4 3 0.1 pin 1 mark 1 0.6 1.0 0.1 5 9 8 7 10 6
6 metallization solder mask opening solder paste stencil aperture pcb design guidelines the recommended pcb land pattern is shown in ? gures on the left side. the substrate is coated with solder mask between the i/o and conductive paddle to protect the gold pads from short circuit that is caused by solder bleeding/bridging. stencil design guidelines a properly designed solder screen or stencil is required to ensure optimum amount of solder paste is deposited onto the pcb pads. the recommended stencil layout is shown here. reducing the stencil opening can potentially generate more voids. on the other hand, stencil openings larger than 100% will lead to excessive solder paste smear or bridging across the i/o pads or conductive paddle to adjacent i/o pads. considering the fact that solder paste thickness will directly a? ect the quality of the solder joint, a good choice is to use laser cut stencil composed of 0.100mm(4mils) or 0.127mm(5mils) thick stainless steel which is capable of producing the required ? ne stencil outline. note: please put isolation and rf out lines in di? erent layers for better isolation 0.30 0.60 0.35 0.55 0.45 on 0.5mm pitch ? 0.3mm 0.475 0.65 0.45 0.50 0.60 1.50 1.30 0.525 0.55 0.45 1.10 1.10 0.60 0.35 0.475
7 evaluation board schematic evaluation board description 1 vcc1 2 rf in 3 vbp 4 vmode 5 ven vcc2 10 rf out 9 gnd 7 cpl 6 ven vmode rf in vcc1 vcc2 isolation c1 100pf c2 100pf 2.2uf c6 c7 33pf c4 1000pf c5 2.2uf vbp c3 100pf iso 8 rf out coupler 50ohm c1 c2 c4 c6 c5 c7 a5204 pyyww aaaaa
8 tape and reel information dimension list annote millimeter a0 3.400.10 b0 3.400.10 k0 1.350.10 d0 1.550.05 d1 1.600.10 p0 4.000.10 p1 8.000.10 annote millimeter p2 2.000.05 p10 40.000.20 e 1.750.10 f 5.500.05 w 12.000.30 t 0.300.05 tape and reel format C 3 mm x 3 mm a5204 pyyww aaaaa
9 plastic reel format (all dimensions are in millimeters) reel drawing notes: 1. reel shall be labeled with the following information (as a minimum). a. manufacturers name or symbol b. avago technologies part number c. purchase order number d. date code e. quantity of units 2. a certi?cate of compliance (c of c) shall be issued and accompany each shipment of product. 3. reel must not be made with or contain ozone depleting materials. 4. all dimensions in millimeters (mm) 50 min. 12.4 +2.0 -0.0 18.4 max. 25 min wide (ref) slot for carrier tape insertion for attachment to reel hub (2 places 180 apart) back view front view 178 shading indicates thru slots +0.4 -0.2 21.0 0.8 13.0 0.2 1.5 min.
10 handling and storage esd (electrostatic discharge) electrostatic discharge occurs naturally in the environ- ment. with the increase in voltage potential, the outlet of neutralization or discharge will be sought. if the acquired discharge route is through a semiconductor device, de- structive damage will result. esd countermeasure methods should be developed and used to control potential esd damage during handling in a factory environment at each manufacturing site. msl (moisture sensitivity level) plastic encapsulated surface mount package is sensitive to damage induced by absorbed moisture and temperature. avago technologies follows jedec standard j-std 020b. each component and package type is classi? ed for moisture sensitivity by soaking a known dry package at moisture classi? cation level and floor life msl level floor life (out of bag) at factory ambient =< 30c/60% rh or as stated 1 unlimited at =< 30c/85% rh 2 1 year 2a 4 weeks 3 168 hours 4 72 hours 5 48 hours 5a 24 hours 6 mandatory bake before use. after bake, must be re? owed within the time limit speci? ed on the label note : 1. the msl level is marked on the msl label on each shipping bag. various temperatures and relative humidity, and times. after soak, the components are subjected to three con- secutive simulated re? ows. the out of bag exposure time maximum limits are deter- mined by the classi? cation test describe below which cor- responds to a msl classi? cation level 6 to 1 according to the jedec standard ipc/jedec j-std-020b and j-std-033. acpm-5204 is msl3. thus, according to the j-std-033 p.11 the maximum manufacturers exposure time (met) for this part is 168 hours. after this time period, the part would need to be removed from the reel, de-taped and then re-baked. msl classi? cation re? ow temperature for the acpm-5204 is targeted at 260c +0/-5c. figure and table on next page show typical smt pro? le for maximum temperature of 260 +0/-5c.
11 re? ow pro? le recommendations typical smt re? ow pro? le for maximum temperature = 260 +0/-5c 25 time temperature tp t l tp t l t 25c to peak ramp-up ts ts min ramp-down preheat critical zone t l to tp ts max typical smt re? ow pro? le for maximum temperature = 260 +0/-5c pro? le feature sn-pb solder pb-free solder average ramp-up rate (tl to tp) 3c/sec max 3c/sec max preheat C temperature min (tsmin) C temperature max (tsmax) C time (min to max) (ts) 100c 150c 60-120 sec 150c 200c 60-120 sec tsmax to tl C ramp-up rate 3c/sec max time maintained above: C temperature (tl) C time (tl) 183c 60-150 sec 217c 60-150 sec peak temperature (tp) 240 +0/-5c 260 +0/-5c time within 5c of actual peak temperature (tp) 10-30 sec 20-40 sec ramp-down rate 6c/sec max 6c/sec max time 25c to peak temperature 6 min max. 8 min max.
12 storage condition packages described in this document must be stored in sealed moisture barrier, antistatic bags. shelf life in a sealed moisture barrier bag is 12 months at <40c and 90% relative humidity (rh) j-std-033 p.7. out-of-bag time duration after unpacking the device must be soldered to the pcb within 168 hours as listed in the j-std-020b p.11 with factory conditions <30c and 60% rh. baking it is not necessary to re-bake the part if both conditions (storage conditions and out-of bag conditions) have been satis? ed. baking must be done if at least one of the con- ditions above have not been satis? ed. the baking condi- tions are 125c for 12 hours j-std-033 p.8. caution tape and reel materials typically cannot be baked at the temperature described above. if out-of-bag exposure time is exceeded, parts must be baked for a longer time at low temperatures, or the parts must be de-reeled, de-taped, re-baked and then put back on tape and reel. (see moisture sensitive warning label on each shipping bag for information of baking). board rework component removal, rework and remount if a component is to be removed from the board, it is recommended that localized heating be used and the maximum body temperatures of any surface mount component on the board not exceed 200c. this method will minimize moisture related component damage. if any component temperature exceeds 200c, the board must be baked dry per 4-2 prior to rework and/or component removal. component temperatures shall be measured at the top center of the package body. any smd packages that have not exceeded their ? oor life can be exposed to a maximum body temperature as high as their speci? ed maximum re? ow temperature. removal for failure analysis not following the above requirements may cause moisture/re? ow damage that could hinder or com- pletely prevent the determination of the original failure mechanism. baking of populated boards some smd packages and board materials are not able to withstand long duration bakes at 125c. examples of this are some fr-4 materials, which cannot withstand a 24 hr bake at 125c. batteries and electrolytic capacitors are also temperature sensitive. with component and board temperature restrictions in mind, choose a bake tem- perature from table 4-1 in j-std 033; then determine the appropriate bake duration based on the component to be removed. for additional considerations see ipc-7711 andipc-7721. derating due to factory environmental conditions factory ? oor life exposures for smd packages removed from the dry bags will be a function of the ambient envi- ronmental conditions. a safe, yet conservative, handling approach is to expose the smd packages only up to the maximum time limits for each moisture sensitivity level as shown in next table. this approach, however, does not work if the factory humidity or temperature is greater than the testing conditions of 30c/60% rh. a solution for addressing this problem is to derate the exposure times based on the knowledge of moisture di? usion in the component package materials ref. jesd22-a120). recommended equivalent total ? oor life exposures can be estimated for a range of humidities and temperatures based on the nominal plastic thickness for each device. table on next page lists equivalent derated ? oor lives for humidities ranging from 20-90% rh for three tempera- ture, 20c, 25c, and 30c. table on next page is applicable to smds molded with novolac, biphenyl or multifunctional epoxy mold compounds. the following assumptions were used in cal- culating this table: 1. activation energy for di? usion = 0.35ev (smallest known value). 2. for 60% rh, use di? usivity = 0.121exp ( -0.35ev/kt) mm2/s (this used smallest known di? usivity @ 30c). 3. for >60% rh, use di? usivity = 1.320exp ( -0.35ev/kt) mm2/s (this used largest known di? usivity @ 30c).
for product information and a complete list of distributors, please go to our web site: www.avagotech.com avago, avago technologies, and the a logo are trademarks of avago technologies in the united states and other countries. data subject to change. copyright ? 2005-2010 avago technologies. all rights reserved. av02-2407en - march 16, 2010 recommended equivalent total floor life (days) @ 20c, 25c & 30c, 35c for ics with novolac, biphenyl and multifunctional epoxies (re? ow at same temperature at which the component was classi? ed) maximum percent relative humidity maximum percent relative humidity package type and body thickness moisture sensitivity level 5% 10% 20% 30% 40% 50% 60% 70% 80% 90% body thickness 3.1 mm including pqfps >84 pin, plccs (square) all mqfps or all bgas 1 mm level 2a 94 124 167 231 44 60 78 103 32 41 53 69 26 33 42 57 16 28 36 47 7 10 14 19 5 7 10 13 4 6 8 10 35c 30c 25c 20c level 3 8 10 13 17 7 9 11 14 6 8 10 13 6 7 9 12 6 7 9 12 4 5 7 10 3 4 6 8 3 4 5 7 35c 30c 25c 20c level 4 3 5 6 8 3 4 5 7 3 4 5 7 2 4 5 7 2 3 5 7 2 3 4 6 2 3 3 5 1 2 3 4 1 2 3 4 35c 30c 25c 20c level 5 2 4 5 7 2 3 5 7 2 3 4 6 2 2 4 5 1 2 3 5 1 2 3 4 1 2 2 3 1 1 2 3 1 1 2 3 35c 30c 25c 20c level 5a 1 2 3 5 1 1 2 4 1 1 2 3 1 1 2 3 1 1 2 3 1 1 2 2 1 1 1 2 1 1 1 2 1 1 1 2 35c 30c 25c 20c body 2.1 mm thickness <3.1 mm including plccs (rectangular) 18-32 pin soics (wide body) soics 20 pins, pqfps 80 pins level 2a 58 86 148 30 39 51 69 22 28 37 49 3 4 6 8 2 3 4 5 1 2 3 4 35c 30c 25c 20c level 3 12 19 25 32 9 12 15 19 7 9 12 15 6 8 10 13 5 7 9 12 2 3 5 7 2 2 3 5 1 2 3 4 35c 30c 25c 20c level 4 5 7 9 11 4 5 7 9 3 4 5 7 3 4 5 6 2 3 4 6 2 3 4 5 1 2 3 4 1 2 2 3 1 1 2 3 35c 30c 25c 20c level 5 3 4 5 6 2 3 4 5 2 3 3 5 2 2 3 4 2 2 3 4 1 2 3 4 1 1 2 3 1 1 1 3 1 1 1 2 35c 30c 25c 20c level 5a 1 2 2 3 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 2 2 1 1 1 2 0.5 0.5 1 2 0.5 0.5 1 1 35c 30c 25c 20c body thickness <2.1 mm including soics <18 pin all tqfps, tsops or all bgas <1 mm body thickness level 2a 17 28 1 1 2 2 0.5 1 1 2 0.5 1 1 1 35c 30c 25c 20c level 3 8 11 14 20 5 7 10 13 1 1 2 2 0.5 1 1 2 0.5 1 1 1 35c 30c 25c 20c level 4 7 9 12 17 4 5 7 9 3 4 5 7 2 3 4 6 1 1 2 2 0.5 1 1 2 0.5 1 1 1 35c 30c 25c 20c level 5 7 13 18 26 3 5 6 8 2 3 4 6 2 2 3 5 1 2 3 4 1 1 2 2 0.5 1 1 2 0.5 1 1 1 35c 30c 25c 20c level 5a 7 10 13 18 2 3 5 6 1 2 3 4 1 1 2 3 1 1 2 2 1 1 2 2 1 1 1 2 0.5 1 1 2 0.5 0.5 1 1 35c 30c 25c 20c

▲Up To Search▲

Price & Availability of ACPM-5204-BLK

	To Download ACPM-5204-BLK Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .